However, for MWCNTs only the outer wall is contacted so only the conductivity of the outer wall is measured Dev. 54, 26 (2007) SWCNT bundles 'win' when L > 1μm
Issue: no one knows a way to fill trenches at anywhere near the maximum density. • High reliability ( > 10 9 A/cm 2 )
SWCNT Bundles in Vias
• Chemically stable (no liner required)
• Can fill high-aspect-ratio vias ( > 1000 to 1 in 10nm pores)
Resistance isn't everything.
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A System Perspective
Chip design used to be constrained only by delay.
Each process generation would result in larger and/or more complex designs with more transistors running faster. Higher resistance can be traded for lower capacitance to achieve lower power with little or no performance cost. 
